ABSTRACT A compact large-signal model for hydrogen-terminated (C-H) diamond metal-oxide field effect transistors (MOSFETs) is presented based on an improved quasi-physical zone division (QPZD) model. Unlike the conventional QPZD model for the AlGaN/GaN high-electron-mobility transistors (HEMTs), the linear-mode current-voltage (I-V) model of the diamond FET is analytically deduced with an improved velocity-electric field relation and temperature-dependent effective hole mobility µ eff (T ). The I-V model can directly demonstrate the relation between the negative V ds and the negative I ds of the p-type diamond FETs, which cannot be achieved by the conventional QPZD model. Finally, the proposed model has been verified by the on-wafer measurements of an in-house 2 × 500 µm diamond FET. The good consistency shows that the presented compact large-signal model can accurately predict the DC I-V, multibias scattering-parameters (S-parameters), and large-signal performances. The results of this paper will be useful for the microwave diamond-based transistor and circuit designs.
I. INTRODUCTION
Diamond is a type of ultrawide bandgap semiconductor material with high thermal conductivity, high breakdown field, and high room temperature intrinsic drift mobility, which is 4500 cm 2 /(V·s) for electrons and 3800 cm 2 /(V·s) for holes [1] . It is difficult for conventional dopants to achieve effective doping in diamond because of their high activation energy, especially effective n-type doping [2] . Lateral MOSFETs based on the oxygen-terminated boron-doped diamond display excellent switching characteristics, although they exhibit a relatively low current density [3] . In the last two decades, C-H diamond FETs have shown good properties in power electronics [4] and radio-frequency (RF) applications [5] . For this type of diamond device, f T = 70 GHz and f MAX = 80 GHz were achieved [6] . The highest output power reported was 3.8 W/mm at 1 GHz with a gain of 11.6 dB and a power-added efficiency (PAE) of 23.1 % [7] . In addition,
The associate editor coordinating the review of this manuscript and approving it for publication was Andrei Muller. some theories and experiments have shown that electrons transfer from the C-H diamond: hydrogen side to the surface adsorbates after the hydrogenation treatment on the surface of diamond [8] , [9] . Therefore, a two-dimensional hole gas layer (2DHG) is formed near the diamond surface [10] . As a result, a similar modeling method to AlGaN/GaN HEMTs can be expanded to the diamond FETs. Due to the fast development of diamond FETs, it is time to develop a compact large-signal model for the perspective microwave circuits.
V. Camarchia et al. reported a large-signal model for C-H diamond MESFETs, which is completely based on the empirical Angelov model [11] . Although high accuracy can be achieved, the empirical model contains dozens of fitting parameters and hardly demonstrates the unique operation mechanism of this transistor. Recently, physics-based transistor models such as the surface potential (SP)-based [12] , [13] , charge-based [14] , and zone division (ZD)-based models [15] , [16] have been highly attractive. They have shown the advantages of much fewer empirical parameters and links to the transistor's mechanisms.
However, to the best knowledge of the authors, a compact model that corresponds to the actual operation mechanisms of C-H diamond MOSFETs has not been reported.
Compared with other physics-based models, the emerging QPZD large-signal model for AlGaN/GaN HEMTs shows much fewer fitting parameters [17] . This advantage enables fast parameter extraction and better convergence at the cost of fewer links to the physical mechanisms. In the ZD [15] and QPZD [17] models, the deduction of the current-voltage model originates from the smooth velocity-electric field relation, which is given by
where p is an empirical parameter, µ is the constant low-field mobility, and E c is the critical electric field that marks the onset of the high-field region. For the C-H diamond FETs with the surface channel, the carrier mobility suffers from various scattering mechanisms [18] , so the mobility exhibits a strong gate voltage dependence [19] . As a result, for the compact modeling of diamond FETs in this work, the gate-bias dependence of the effective hole mobility and the critical electric field are considered. In addition, the conventional QPZD model extracts the model parameters empirically instead of by the quasi-physical insights, which limits its application in developing the new devices. In this paper, the C-H diamond MOSFET was fabricated in house, as shown in Section II. Based on the improved QPZD method, the current model is derived in Section III. The model parameter extraction is shown in Section IV. In Section V, for verification, the simulated and measured results are compared, including the DC I-V, multibias S-parameters, and large-signal power sweep characteristics. Finally, Section VI is the conclusion.
II. DEVICE FABRICATION
The C-H diamond MOSFET was fabricated on 5 × 5 × 0.5 mm 3 CVD single-crystal (100) commercial diamond substrates. The detailed fabrication process is identical to that of [6] , and a 2DHG channel layer with high concentration was formed very close to the diamond surface. The homoepitaxial diamond layer featured a thickness of 0.5 µm and was unintentionally boron-doped to a level of approximately 5 × 10 16 cm −3 . The Al 2 O 3 gate oxide was 20 nm thick. The gate length L g and total gate width W g of the fabricated device were 0.5 µm and 1 mm (2 × 500 µm), respectively. The gate-source access distance L s and gate-drain access distance L d were both 0.2 µm. The optical microscope image of the fabricated device is shown in Fig. 1 . Due to the large activation energies of p-type boron dopants (0.37 eV), the results of the Hall effect measurement indicate that the activation fraction of boron as the acceptor in diamond is extremely low at room temperature [20] . As a result, the C-H diamond MOSFET with a highly conductive 2DHG layer has a higher maximum current than the boron-doped diamond MOSFET by 1-2 orders of magnitude [21] . The presence of boron does not significantly affect the output current, so this paper assumes that only the 2DHG channel exists in the C-H diamond MOSFET. Fig. 2(a) shows the experimental transfer characteristics of the device. The drain current I ds gradually saturates at a high negative gate voltage, and the maximum current density is only − 206 mA/mm. The typical bell-shaped transconductance (g m ) as a function of the gate voltage (V gs ) is observed, which may be correlated to the saturation of channel hole density or the effective hole mobility degradation [22] . The specific evaluation of such physical mechanisms and their effective influence on the device performance requires further research. The threshold voltage is extracted using the second-derivative method at saturated operation (V ds = −15 V) [23] , [24] . Fig. 2(b) shows that the threshold voltage (V th ) extracted from the | − I ds | 1/2 vs. V gs relation is 7 V, which is relatively high [25] . The extracted V th is the foundation to determine the critical saturation current I dsat at each V gs , which is demonstrated in Section IV.
III. CURRENT MODEL
The current model is essential to the compact large-signal modeling. It is deduced in the linear-and saturated-operation modes. The complete model flowchart is demonstrated in Fig. 3 .
A. LINEAR-MODE MODEL DESCRIPTION
Based on our previous TCAD simulation work [10] , the physics-based simulation for the modeled device is performed using the TCAD tool-SILVACO. Fig. 4 shows the hole concentration and lateral electric field along the channel with 0.4 nm beneath the diamond surface, which is conducted in the linear-mode bias condition (V gs = 0 V, V ds = −4 V), and the three-zone frame is clearly observed. In the access regions, the holes in the conduction path do not have control of the gate voltage, and the quantum wells at the diamond surface are full of holes. As a result, the hole concentration and lateral electric field E in the access regions are almost constant, and the voltage linearly drops. In contrast, E varies with the lateral position under the gate region.
The corresponding schematic diagram of the three-zone division method for the linear-mode I-V model is shown in Fig. 5 . Specifically, the zones from the source to the drain are denoted as the source access zone (Z 1 ), intrinsic FET zone beneath the gate (Z 2 ), and drain access zone (Z 3 ). The linear-mode I-V model contains the core current model and boundary conditions. The core current model originates from the carrier transport performance in the intrinsic FET zone (Z 2 ), and the boundary conditions (V si , V di ) are deduced from the velocity-electric field relationship in the access zones (Z 1 , Z 3 ).
According to the Time of Flight (TOF) mobility measurement [26] , Eqn. (1) with p = 1 can best reproduce the velocity-electric field data of diamond. Hence, a more precise velocity-field model, which was proposed for Si-based MOS devices, is adopted in this work [27] 
where µ eff is the effective hole mobility that models the degradation of the mobility due to the vertical electric field [28] , and E c_eff is the critical electric field at which the carrier velocity is saturated and is equal to 2v sat /µ eff . For the C-H diamond FETs with the 2DHG conduction channel, the drain current I ds can be written as
where W is the total gate width,q is the elementary charge, n p (x) is the density of holes in the 2DHG channel, and v(x) is the velocity of the carriers in the channel. In the linear-mode, the gradual channel approximation (GCA) is valid in Z 2 [15] ; n p can be given by
where C ox is the gate oxide capacitance per unit area (C ox = ε ox ε 0 /d ox ), ε ox is the relative permittivity of Al 2 O 3 with the value of 7.4 [29] , V (x) is the potential in the 2DHG channel, and V gt = V gs −V th . In the intrinsic FET zone Z 2 , substituting the field-potential relation E(x) = − dV(x)/dx into Eqn. (2) and simultaneously solving Eqns. (2)- (4), we obtain
where L g is the gate length, β = WC ox µ eff , V si is the potential at the source-side gate edge, and V di is the potential at the drain-side gate edge. In the source and drain access zones, the quantum wells of the C-H diamond/adsorbates heterojunction are filled with holes, and the lateral electric field can be deduced from Eqn. (2). According to the velocity-electric field relation in Eqn. (2) and assuming that I ds is equal to I dsat when v = v sat , the lateral electric field E in Z 1 and Z 3 can be written as (6) which implies
where L s is the length of Z 1 , and L d is the length of Z 3 .
Substituting the boundary conditions Eqns. (7)- (8) 
To simplify the complexity of the model without sacrificing much accuracy, the term ( (9) can be ignored since its value is much smaller than the other terms. Based on this simplification, we obtain
(V dsat , I dsat ) is the dividing point of the linear region and the saturated region on I-V characteristics, and I ds is proportional to V ds in the linear region (|V ds | < |V dsat |). Thus, we obtain
Substituting Eqn. (11) into Eqn. (10), we obtain a linear equation of I ds . Eventually, the linear-mode I-V model can be written as
The characterization and modeling of V dsat , I dsat , µ eff , and E c_eff are demonstrated in Section IV.
B. SATURATED-MODE MODEL DESCRIPTION
In the saturated-mode, a charge deficit zone will appear at the drain-side gate edge [30] . The gradual channel approximation is valid only in part of the entire intrinsic FET zone (Z 2 ) [31] ; therefore, the current model developed from the linear-mode is difficult to expand to the saturation cases from physical insights. The following empirical saturatedmode I-V equation is introduced in this work [12] , which can largely simplify the I-V model where λ is a fitting parameter, and I dsat is the critical saturation current when V ds = V dsat . This simple expression can ensure that I sat is equal to I dsat when V ds is equal to V dsat . The parameters and their values in the I-V model are summarized in Table 1 .
IV. MODEL PARAMETER EXTRACTION A. I-V MODEL PARAMETER EXTRACTION
For the C-H diamond MOSFETs with a 2DHG channel, the critical saturation drain current is
If an analytic or numerical expression, which describes the n p (V gs ) relation, is proposed for diamond FETs, the analytic expression of I dsat (V gs ) can be easily provided. However, the comprehensive understanding about the formation mechanism of the 2DHG channel in C-H diamond MOSFETs requires further research [22] , [32] . Few theoretical calculation works have been reported about the density of state distribution at the surface of the H-terminated diamond [33] . To the best of our knowledge, the numerical calculation or analytic expression of the n p (V gs ) relation, which originates from the physical mechanism, has not been reported.
In this work, the experimental I dsat is extracted at V dsat biasing at different V gs , and V dsat can be estimated by
where V th is the threshold voltage. This simple expression originates from the Si-based MOS devices [34] and assumes that the carrier velocity first saturates at the drain-side gate edge. According to the small-signal parameter extraction results in Part B, the extracted parasitic resistance R g (13.9 ) is larger than R d (3.43 ) and R s (1 ), so the assumption Eqn. (15) is reasonable by omitting the effect of the drain VOLUME 7, 2019 FIGURE 6. Hole sheet density n p versus gate voltage V gs for the C-H diamond MOSFET and its parameter extraction steps. Symbols: Extracted from the experimental saturation current I dsat data. Curve: The unified analytic expression of the charge sheet density versus gate voltage considered in [35] , where n p0 = 2.05 × 10 12 cm −2 , α = 0.32, V gm = 2.84 V, and V 1 = −4.27 V.
access resistance. Then, n p is extracted based on Eqn. (14) as shown in Fig. 6 . The channel hole density saturates at high negative gate voltage; the mechanism behind this phenomenon remains unclear and will not be discussed here. The following analytic expression is introduced to reproduce the n p (V gs ) data, which has been used for MODFET devices [35] 
where n p0 is the maximum 2DHG density; V gm is the voltage of the inflection point (V gm , n pm ), near which the curve can be approximated by its tangent; α is the fitting parameter; V 1 is the parameter correlated to the slope (K = n p0 (1 − α)/V 1 ) of the tangent at the inflection point. The parameter extraction details can be seen in [35] . Based on the analytic n p (V gs ) relation, the critical saturation current I dsat versus V gs of the modeled device can be naturally obtained. Based on the aforementioned extracted 2DHG density, the effective hole mobility can be derived from the DC transistor performance. At the small drain voltage (V ds = −0.5 V was selected), the conductance between source and drain can be evaluated as [36] 
where I ds is the measured drain current, µ eff_0 is the effective hole mobility at room temperature T 0 , n p is the 2DHG density, W is the total gate width, and L g is the gate length. Fig. 7 shows the extracted results of µ eff_0 as a function of -V gt ; the decrease in µ eff_0 can be attributed to the enhanced diamond-oxide interface Coulomb scattering or interface roughness scattering, since the centroid of the 2DHG shifts closer to the diamond surface when the 2DHG density increases [10] , [19] . The 2DHG carrier mobility µ eff_0 is modeled by [37] 
where µ 0 is the low-field carrier mobility with the value of 1800 cm 2 /V·s for boron-doped diamond [38] ; θ 1 and θ 2 are the fitting parameters that model the degradation of the carrier mobility due to the vertical field; V gt = V gs − V th . For the boron-doped C-H diamond, the Hall effect measurement shows that the hole mobility versus temperature can be approximated by µ ∝ T 1.2 [39] . This positive relationship suggests that the temperature dependence of Hall mobility is due to the scattering of ionized impurities. Therefore, the temperature-dependent effective hole mobility is given by [40] 
Furthermore, the channel temperature increase in a device can be expressed as (20) where T is the channel temperature, T 0 is the ambient temperature with the typical value of 25 • C, P diss = I ds × V ds is the static dissipation power, and R th is the thermal resistance of the device. This work uses the professional 3D-FEM simulation tool COMSOL to extract the thermal resistance instead of the 2D-like model in TCAD SILVACO. The gate fingers are equivalent to two linear heat sources. All geometry sizes set in the 3D thermal model are in accordance with the 2 × 500 µm diamond sample sizes. In addition, the carrier is set to the entire diamond substrate (5 × 5 × 0.5 mm 3 ) instead of the area of a single transistor. Because only the DUT is biased during the I-V measurement, the entire diamond substrate will transfer heat. The schematic cross-section picture of the simulation model is shown in Fig. 8(a) . The surroundings are set to thermal insulation conditions, which are similar to our previous work [41] . The thermal conductivity of diamond is expressed as [42] κ(T L ) = K 300 × (T /300)
where K 300 is the thermal conductivity at 300 K; T is the temperature; K 300 is set to 22 W/cm·K [2] . Fig. 8(b) shows the established simulation model and thermal distribution of the entire diamond sample at P diss = 1 W. The increase in temperature in diamond FETs is extremely low, which is actually reasonable due to the high thermal performance of diamond materials. The temperature increase T of the device at different dissipation powers is shown in Fig. 8(c) . The extracted thermal resistance R th is approximately 1.07 • C/W, which is consistent with the thermograph measurement results in [43] . Finally, E c_eff can be correlated to V gs and temperature T : E c_eff = 2v sat /µ eff (T ), where v sat is considered with a constant value of 6 × 10 6 cm/s [32] .
B. C-V MODEL PARAMETER EXTRACTION
The equivalent circuit parameters extraction is based on multibias S-parameter measurements up to 20 GHz [44] , [45] . Parasitic pad capacitances and inductances were deembedded using conventional open and short patterns fabricated on the same substrate [6] . The values of the extrinsic parasitic parameters are shown in Table 2 , where C pga , C pda , and C gda are the pad connection parasitic capacitances, and l g , l d , l s and R g , R d , R s are the parasitic inductances and resistances, respectively. The extracted extrinsic parasitic inductances and resistances values are higher than those of [5] due to the larger gate width device that we employed. Fig. 9 shows the extracted and modeled bias-dependent intrinsic parameters C gs and C gd , and the C-V characteristics were modeled using the empirical Angelov model [46] . The obvious decrease in extracted C gs at high negative gate voltage indicates the saturation of the 2DHG concentration.
V. MODEL VERIFICATION
The developed compact large-signal model is embedded in the Agilent Advanced Design System software [46] by using the symbolically-defined devices (SDD) method. The large-signal equivalent circuit topology for the C-H diamond MOSFET is shown in Fig. 11 , which ignores the effect of gate leakage and dielectric breakdown.
A. DC I-V CHARACTERISTICS Fig. 11 shows the simulated I-V curves and measured data of the fabricated 2 × 500 µm C-H diamond MOSFET. To further demonstrate the validity of the developed I-V model, Fig. 12 shows the comparison between the I-V modeling results and the experimental data of the 2 × 50 µm single-crystal diamond MOSFET in [10] . The proposed current model based on the improved QPZD method can predict the DC I-V performance of C-H diamond MOSFETs with different sizes.
B. SMALL-SIGNAL CHARACTERISTICS
Before verifying the large-signal characteristics, the smallsignal S-parameters should first be verified to ensure the consistency between small-and large-signal models. The good consistency between simulation and measurement results demonstrates that the proposed model can accurately predict the S-parameters over a wide frequency range in multibias conditions. However, there are slight deviations in the high-frequency S 22 because the bias-dependent C ds is not considered in the model [13] .
C. LARGE-SIGNAL CHARACTERISTICS
The simulation and measurement results of the output power, gain, and power-added efficiency under class AB operation condition (V gs = 4 V, V ds = −9 V) at 1 GHz and 2 GHz are compared in Fig. 14 . The power sweep measurement was performed based on the optimum resistance for the maximum PAE. The optimum source and load resistance are Z S = (75.91 + j ×107.25) and Z L = (103.88 + j ×34.26) at 1 GHz and Z S = (35.68 + j ×74. 19 ) and Z L = (102.91+ j ×33.43) at 2 GHz. Unlike the 1 GHz and 2 GHz power sweep verification for different devices in [11] , in this paper, the consistency between measurement and simulation results of the same device indicates that the proposed compact model can accurately predict the large-signal behaviors of the C-H diamond MOSFET on different frequency conditions. In addition, it is well known that there is a dielectric barrier that separates the 2DHG channel and Al gate metal contact, which can prevent the tunneling current [47] . When the permittivity and thickness of the barrier layer are confirmed, the proposed large-signal model for C-H diamond MOSFETs in this work is suitable to expand to the MESFET cases.
VI. CONCLUSION
A compact I-V model and its application to the large-signal modeling of the emerging C-H diamond MOSFET are presented in this work. Based on the improved quasi-physical zone division method and the extracted thermal resistance, the analytic current-voltage expressions for the device in the linear and saturated modes are deduced, respectively. The current-voltage expressions can directly demonstrate the relation between negative V ds and I ds of the p-type diamond MOSFET and involve in the critical electrical field E c_eff , which corresponds to the channel temperature and gate bias. Compared with the empirical model proposed for the C-H diamond MESFET, this model originates from the zone division operation mechanism of the C-H diamond MOSFET and includes more physical parameters. Hence, the proposed model in this paper has guiding significance for the design and optimization of diamond FETs. The C-V, DC I-V, small-signal S-parameters, and large-signal power sweep verification results show that the proposed model can accurately predict the device characteristics and is suitable to be embedded in commercial software.
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